

15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE

HASSAN MANAFI^{*}, FATTAH MOOSAZADEH AND YOOSOF POUREBRAHIM

Department of Engineering, Meshkinshahr Branch, Islamic Azad University, Meshkinshahr, Iran

ABSTRACT

In this paper, a 15-level cascade multilevel inverter using a single Dc source was considered. Switching angles were obtained using a smart technique to remove the selected harmonics. Furthermore, it leads to the simple design of the inverter output filters. The equations have been presented in several sections and simulations performed by PSCAD/EMTDC software.


Keywords: *Multilevel inverter, Harmonic, Switching, THD*


INTRODUCTION

There are many applications for multilevel inverters, such as Flexible AC Transmission Systems (FACTS), High Voltage Direct Current (HVDC) transmission, electrical drives and Dispersed Generation (DG) systems. In some applications the converter connects one DC source to the network and some other applications; they can connect separate DC sources to the network [1]. Multilevel inverters of voltage source have a unique structure that allows them to be used with minimal harmonic without high-voltage transformers. Waveform of desired voltage is generated through a combination of several levels of DC-voltage. For this reason, the multilevel inverters can be generating high powers. The number of the output waveform levels is increased by increasing the number of levels of multilevel inverter which leads to the generation of a waveform with less distortion harmonic and the distortion tends to zero as the number of levels increases. There are three important types of multilevel inverters which are used in industrial applications; capacitor clamped multilevel inverter, diode clamped multilevel inverter and cascaded

multilevel inverter. In recent years, the multilevel inverters have been studied by a few researchers [2-7]. Among multilevel inverters, the cascade multilevel inverter despite having many advantages, such as less THD, reduction of ratio dv/dt , reduction of voltage pressure on switches etc. Due to the separate DC source, they cannot be connected back to back and this problem was solved by a novel structure [3]. Another point about multilevel inverter is the change of switching modulation which leads to changes in THD value and also undesirable output waveform in some cases. In this paper, a cascade multilevel inverter is presented with only a DC source without transformer by method of selected harmonics elimination. Switching angles have been obtained by an intelligence method for minimum value of THD while in each case a capacitor has been used instead of the DC source. The obtained results confirm that change DC link voltage leads to stabilizing output THD in minimum value and design output filters of inverters in the simplest mode by selecting proper switching angles(with PSO method) to eliminate selected harmonics for minimum value of THD in output voltage.

Figure 1
Structure of cascade 15-level inverter by a DC source





Bridges in -of each H₃ and V₂V₁ Voltages of output V_o. (a)level inverter -15waveform of output The Fig 2 c and d ,b) (3V₂+2V₁+V₃=V_o)different cases to generate same voltage in inverter output

VI. STRUCTURE OF 15-LEVEL CASCADE MULTILEVEL INVERTER WITH SINGLE DC SOURCE[1]

The structure of 15-level inverter, which composed of three HBridges, has been illustrated in Fig.1. Table 1 presents production of these waveforms by the structure of Fig.1.

TABLE I
OUTPUT VOLTAGES OF 15-LEVEL INVERTER

θ	$1V$	$2V$	$3V$	$3V+2V+1V=V$
$1\theta \geq 0 \geq 0$	0	0	0	0
$2\theta \geq 0 \geq 1\theta$	dcV	$2/d_{dc}V-$	$4/d_{dc}V-$	$4/d_{dc}V$
$3\theta \geq 0 \geq 2\theta$	dcV	$2/d_{dc}V-$	0	$2/d_{dc}V$
$3\theta \geq 0 \geq 0$	0	$2/d_{dc}V$	0	$2/d_{dc}V$
$4\theta \geq 0 \geq 3\theta$	dcV	0	$4/d_{dc}V-$	$4/d_{dc}V3$
$4\theta \geq 0 \geq 3\theta$	dcV	$2/d_{dc}V-$	$4/d_{dc}V$	$4/d_{dc}V3$
$5\theta \geq 0 \geq 4\theta$	dcV	0	0	dcV
$6\theta \geq 0 \geq 5\theta$	dcV	0	$4/d_{dc}V$	$4/d_{dc}V5$
$7\theta \geq 0 \geq 6\theta$	dcV	$2/d_{dc}V$	0	$2/d_{dc}V3$
$2/\pi \geq 0 \geq 7\theta$	dcV	$2/d_{dc}V$	$4/d_{dc}V$	$4/d_{dc}V7$


Fig. 2-b shows generation of waveform of Fig.2-a for $02 \leq \theta \leq 03$ and $03 \leq \theta \leq 04$, Fig. 2-c shows generation of waveform of Fig. 2-a for $02 \leq \theta \leq 03$ and Fig. 2-d shows generation of waveform of Fig. 2-a for $03 \leq \theta \leq 04$. In fact, the output voltage level $V_{dc}/2$ can be generated by the two mentioned and

also a slow the output voltage level $V_{dc}/4$ can be generated by the two mentioned cases which selected to stabilize DC capacitor voltage. Times of charge and discharge of capacitor has been listed in Table 2. Times of charge and discharge of capacitor has been listed in Table 2.

TABLE II.
Control of voltage level of capacitor c_1 in 7-level inverter

System state	$1V$	$2V$	$3V$	$3V+2V+1V=V$
$0 < i, 2/d_{dc}V > 1cV$	dcV	$2/d_{dc}V-$	0	$2/d_{dc}V$
$0 > i, 2/d_{dc}V > 1cV$	0	$2/d_{dc}V$	0	$2/d_{dc}V$
$0 < i, 2/d_{dc}V < 1cV$	0	$2/d_{dc}V$	0	$2/d_{dc}V$
$0 > i, 2/d_{dc}V < 1cV$	dcV	$2/d_{dc}V-$	0	$2/d_{dc}V$
$0 < i, 2/d_{dc}V > 2cV$	dcV	0	$4/d_{dc}V-$	$4/d_{dc}V3$
$0 > i, 2/d_{dc}V > 2cV$	dcV	$2/d_{dc}V-$	$4/d_{dc}V$	$4/d_{dc}V3$
$0 < i, 2/d_{dc}V < 2cV$	dcV	$2/d_{dc}V-$	$4/d_{dc}V$	$4/d_{dc}V3$
$0 > i, 2/d_{dc}V < 2cV$	dcV	0	$4/d_{dc}V-$	$4/d_{dc}V3$

Figure 3
Limitations of switching angles for 15-level in modulation interval(a)



he range of switching angles for 15-level inverter in the modulation interval subjects to constrain 3(b).

VII. CALCULATION OF SWITCHING ANGLES FOR 15-LEVEL MULTILEVEL INVERTER .

The Fourier expansion of 15-level inverter output waveform (Fig.8-a) for $\theta_1, \theta_2, \theta_3, \dots, \theta_7$ switching angles by assuming a constant output voltage in 15-level inverter of structure of Fig.7 is as follows:

The mathematical relations of the case are:

$$\begin{aligned} \frac{2}{\pi} \cdot \frac{V_{dc}}{2} (\cos(\theta_1) + \cos(\theta_2) + \dots + \cos(\theta_7)) &= V_1 \\ (\cos(5\theta_1) + \cos(5\theta_2) + \dots + \cos(5\theta_7)) &= 0 \\ (\cos(7\theta_1) + \cos(7\theta_2) + \dots + \cos(7\theta_7)) &= 0 \\ M \\ (\cos(19\theta_1) + \cos(19\theta_2) + \dots + \cos(19\theta_7)) &= 0 \end{aligned}$$

The equations are seven unknown nonlinear equations for unknown $\theta_1, \theta_2, \theta_3, \dots$ and θ_7 . Various techniques have been suggested to solve the equations. In this paper, the switching angles has obtained using the intelligent method. Switching angle by this method has been depicted in Fig.3-a.

VIII. SELECTING OPTIMAL SWITCHING ANGLE FOR 7-LEVEL MULTILEVEL INVERTER

By considering the obtained switching angles, there are no restrictions for balance between charge and discharge of capacitors C1 and C2 because the interval of capacitors charge is slightly longer than interval of capacitor discharge. The restrictions of the intervals lead to restriction of the obtained switching angles. The switching interval is expressed as follow by considering Figs.2:

$$\begin{aligned} 2(\theta_3 - \theta_1) &\geq [2(\theta_6 - \theta_5) + [(\pi - \theta_7) - \theta_7]] \\ 2[(\theta_2 - \theta_1) + (\theta_4 - \theta_3)] &\geq [2(\theta_6 - \theta_5) + [(\pi - \theta_1) - \theta_7]] \end{aligned}$$

Based on Fig.8 and Table 3, there is only one case to select desired voltages V_1, V_2 and V_3 to generate waveform of Fig.2-a in intervals of θ_5 to $(\pi - \theta_5)$ which by considering positive current in the first half-cycle C1 and C2 discharged. while there are two cases of switching for output voltages of V_1 and V_2 in interval of θ_2 to θ_3 an interval of $\pi - \theta_2$ to $\pi - \theta_3$ that by change of this cases, capacitor C1 is charged or discharged. Also there are two cases of switching for output voltages of V_2 and V_3 in

interval of θ_3 to θ_4 an interval of $\pi - \theta_3$ to $\pi - \theta_4$ that by change of this cases, capacitor C2 is charged or discharged. The obtained switching angles are restricted by applying the mentioned restriction (constrain or Eq. 3). Fig.3-b shows the obtained switching angles for 15-level inverter subjects to constrain 3. Among the obtained switching angles in Fig. 3-b, the angles $\theta_1, \theta_2, \theta_3, \dots$ and θ_7 are selected for the minimum value of THD of output voltage.


IX. SIMULATION RESULTS OF CASCADE MULTILEVEL INVERTER BY A DC SOURCE

Due to the mentioned description, the switching angles $\theta_1, \theta_2, \theta_3, \dots$ and θ_7 for a cascade 15-level inverter using an intelligent method and applying constrain or Eq. 3 for the minimum value of THD are following:

$$\begin{aligned} \theta_1 &= 38.321, \\ \theta_2 &= 42.3, \\ \theta_3 &= 51.5, \\ \theta_4 &= 59.172, \\ \theta_5 &= 69.21, \\ \theta_6 &= 79.72 \text{ and} \\ \theta_7 &= 88.17 \end{aligned}$$

Waveforms of the phase voltage A and harmonic spectrum of cascade 15-level inverter have been illustrated in Fig.4.

Figure 4
Waveforms of output voltage (a) and harmonic spectrum of phase A of cascade 15-level inverter by a DC source (b)



Also, Waveforms of the output line voltage and harmonic spectrum of cascade 15-level inverter by a DC source have been presented in Fig.5. With respect to fig.6, amount of THD is 5.01% that by increasing the level of inverter lead to standard value (less than 4%).

Figure 5
The waveform of output voltage (a) and harmonic spectrum of cascade 15-level inverter by a DC source (b)





Figure 6
Output line voltage THD of cascade 15-level inverter by a DC source



CONCLUSION

This study is an initial step, which needs to be improved by future researches. Thus, authors can consider other variables to expand this study. In the current paper, a 15-level cascade multilevel inverter using a single Dc source was considered. Switching

angles were obtained using a smart technique to remove the selected harmonics. Moreover, it leads to the simple design of the inverter output filters. The equations have been presented in several sections and simulations performed by PSCAD/EMTDC software.

REFERENCES

1. H. Manafi, H. Ebrahimian and M. salimi "7-Level Multilevel Inverter Using a Single DC Source and Minimum THD of Output Voltage" in 2015 International Symposium on Smart Electric Distribution Systems and Technologies (EDST),IEEE, sep8,2015"
2. M. Rashidi, M. Abedi and G.B. Gharehpetian "Comparison between 7-Level Cascaded and 7-Level Diode-Clamped Multilevel Inverters for Feeding Induction Motor" in Research Journal of Applied Sciences, Engineering and Technology 6(6): 936-942, 2013.
3. Zhong Du, Leon M. Tolbert, John N. Chiasson and Burak Özpineci "A Cascade Multilevel Inverter Using a Single DC Source" IEEE Press, 2006.
4. L. M. Tolbert and F. Z. Peng, "Multilevel inverters for large automotive drives," in Conf. Rec. All Electric Combat Vehicle 2nd Int. Conf., Dearborn, MI, June 8–12, 1997, vol. 2, pp. 209–214.
5. S. Bell and J. Sung, "Will your motor insulation survive a new adjustable frequency drive?" IEEE Trans. Ind. Applicat., vol. 33, pp. 1307–1311, Sept. /Oct. 1997.
6. J. Erdman, R. Kerkman, D. Schlegel, and G. Skibinski, "Effect of PWM inverters on AC motor bearing currents and shaft voltages," IEEE Trans. Ind. Applicat., vol. 32, pp. 250–259, Mar./Apr. 1996.
7. H. Bonnett, "A comparison between insulation systems available for PWM-Inverter-Fed Motors," IEEE Trans. Ind. Applicant, vol. 33, pp. 1331–1341, Sept. /Oct. 1997.
8. D. Divan, "Low-stress switching for efficiency," IEEE Spectrum, vol. 33, pp. 33–39, Dec. 1996.
9. H. Taghizadeh and M. Tarafdar Hagh, "Harmonic Elimination of Cascade Multilevel Inverters with Non-equal DC Sources Using Particle Swarm Optimization," IEEE Transaction on Industrial Electronics, 2010, Vol. 57, pp. 3678-3684.
10. J. Rodriguez, J. Lai and F. peng, "Multilevel converters: a survey of topologies, controls and applications," IEEE Transactions on Industry Electronics, Vol. 49, 4, Aug. 2002, pp. 724-738.
11. F. Z. Peng, J. S. Lai, J. W. McKeever, and J. Van Covering, "A multilevel voltage-source inverter with separate dc sources for static var generation," IEEE Trans. Ind. Applicant., vol. 32, pp. 1138-1130, Sept./Oct. 1996.